The following configuration of gates is equiv | vedclass

Name: Exam Paper Generator | JEE NEET Paper Generator | Vedclass
Brand: Vedclass
Rating: 5 (35 reviews)

Question

(B) The output of the $OR$ gate $(G_1)$ is $(A+B)$.The output of the $NAND$ gate $(G_2)$ is $\overline{A \cdot B}$.The final output $Y$ from the $AND$

Vedclass · Accepted Answer

$XOR$

Vedclass · Answer

(B) The output of the $OR$ gate $(G_1)$ is $(A+B)$.The output of the $NAND$ gate $(G_2)$ is $\overline{A \cdot B}$.The final output $Y$ from the $AND$ gate $(G_3)$ is the product of these two inputs:$Y = (A+B) \cdot (\overline{A \cdot B})$Using De Morgan's theorem,$\overline{A \cdot B} = \overline{A} + \overline{B}$.So,$Y = (A+B) \cdot (\overline{A} + \overline{B})$$Y = A \cdot \overline{A} + A \cdot \overline{B} + B \cdot \overline{A} + B \cdot \overline{B}$Since $A \cdot \overline{A} = 0$ and $B \cdot \overline{B} = 0$,we get:$Y = 0 + A \cdot \overline{B} + \overline{A} \cdot B + 0$$Y = A \cdot \overline{B} + \overline{A} \cdot B$This is the Boolean expression for an $XOR$ gate.

The following configuration of gates is equivalent to:

Similar Questions

The truth table for the given circuit of four $NAND$ gates is:

Logic gates are constructed by

The output $(Y)$ of the logic circuit given below is $0$ only when:

What is the output $D$ for the inputs $(A=0, B=0, C=0)$ and $(A=1, B=1, C=0)$ respectively?

The truth table for this given circuit is:

Vedclass Test Series

Exam Paper Generator

Online Exam Module